Design and Implementation of Modified Partial Product Reduction Tree for High Speed Multiplication
نویسندگان
چکیده
منابع مشابه
A High-Speed Multiplication Algorithm Using Modified Partial Product Reduction Tree
Multiplication algorithms have considerable effect on processors performance. A new high-speed, low-power multiplication algorithm has been presented using modified Dadda tree structure. Three important modifications have been implemented in inner product generation step, inner product reduction step and final addition step. Optimized algorithms have to be used into basic computation components...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. 
The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of fu...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...
متن کاملAn Interleaved Configuration of Modified KY Converter with High Conversion Ratio for Renewable Energy Applications; Design, Analysis and Implementation
In this paper, a new high efficiency, high step-up, non-isolated, interleaved DC-DC converter for renewable energy applications is presented. In the suggested topology, two modified step-up KY converters are interleaved to obtain a high conversion ratio without the use of coupled inductors. In comparison with the conventional interleaved DC-DC converters such as boost, buck-boost, SEPIC, ZETA a...
متن کاملAnalysis and Implementation of Modified Feedthrough Logic for High Speed and Low Power StructuresAnalysis and Implementation of Modified Feedthrough Logic for High Speed and Low Power Structures
In this paper, the design of a low power and high performance dynamic circuit using a new CMOS domino logic family called feedthrough logic is presented. The need for faster circuits with low power dissipation has made it common practice to use feedthrough logic. The proposed circuit for low power improves dynamic power consumption as compared to the existing feedthrough logic and improves its ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Reconfigurable and Embedded Systems (IJRES)
سال: 2013
ISSN: 2089-4864
DOI: 10.11591/ijres.v2i1.2042